1,295 research outputs found

    Many-core applications to online track reconstruction in HEP experiments

    Full text link
    Interest in parallel architectures applied to real time selections is growing in High Energy Physics (HEP) experiments. In this paper we describe performance measurements of Graphic Processing Units (GPUs) and Intel Many Integrated Core architecture (MIC) when applied to a typical HEP online task: the selection of events based on the trajectories of charged particles. We use as benchmark a scaled-up version of the algorithm used at CDF experiment at Tevatron for online track reconstruction - the SVT algorithm - as a realistic test-case for low-latency trigger systems using new computing architectures for LHC experiment. We examine the complexity/performance trade-off in porting existing serial algorithms to many-core devices. Measurements of both data processing and data transfer latency are shown, considering different I/O strategies to/from the parallel devices.Comment: Proceedings for the 20th International Conference on Computing in High Energy and Nuclear Physics (CHEP); missing acks adde

    Multimodal Treatment Eliminates Cancer Stem Cells and Leads to Long-Term Survival in Primary Human Pancreatic Cancer Tissue Xenografts.

    Get PDF
    Copyright: 2013 Hermann et al. This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.PURPOSE: In spite of intense research efforts, pancreatic ductal adenocarcinoma remains one of the most deadly malignancies in the world. We and others have previously identified a subpopulation of pancreatic cancer stem cells within the tumor as a critical therapeutic target and additionally shown that the tumor stroma represents not only a restrictive barrier for successful drug delivery, but also serves as a paracrine niche for cancer stem cells. Therefore, we embarked on a large-scale investigation on the effects of combining chemotherapy, hedgehog pathway inhibition, and mTOR inhibition in a preclinical mouse model of pancreatic cancer. EXPERIMENTAL DESIGN: Prospective and randomized testing in a set of almost 200 subcutaneous and orthotopic implanted whole-tissue primary human tumor xenografts. RESULTS: The combined targeting of highly chemoresistant cancer stem cells as well as their more differentiated progenies, together with abrogation of the tumor microenvironment by targeting the stroma and enhancing tissue penetration of the chemotherapeutic agent translated into significantly prolonged survival in preclinical models of human pancreatic cancer. Most pronounced therapeutic effects were observed in gemcitabine-resistant patient-derived tumors. Intriguingly, the proposed triple therapy approach could be further enhanced by using a PEGylated formulation of gemcitabine, which significantly increased its bioavailability and tissue penetration, resulting in a further improved overall outcome. CONCLUSIONS: This multimodal therapeutic strategy should be further explored in the clinical setting as its success may eventually improve the poor prognosis of patients with pancreatic ductal adenocarcinoma

    High-speed data transfer with FPGAs and QSFP+ modules

    Full text link
    We present test results and characterization of a data transmission system based on a last generation FPGA and a commercial QSFP+ (Quad Small Form Pluggable +) module. QSFP+ standard defines a hot-pluggable transceiver available in copper or optical cable assemblies for an aggregated bandwidth of up to 40 Gbps. We implemented a complete testbench based on a commercial development card mounting an Altera Stratix IV FPGA with 24 serial transceivers at 8.5 Gbps, together with a custom mezzanine hosting three QSFP+ modules. We present test results and signal integrity measurements up to an aggregated bandwidth of 12 Gbps.Comment: 5 pages, 3 figures, Published on JINST Journal of Instrumentation proceedings of Topical Workshop on Electronics for Particle Physics 2010, 20-24 September 2010, Aachen, Germany(R Ammendola et al 2010 JINST 5 C12019

    The Epidemic Spread of Seiridium cardinale on Leyland Cypress Severely Limits Its Use in the Mediterranean

    Get PDF
    Leyland cypress (Ă— Hesperotropsis leylandii) is a fast-growing conifer used in most temperate regions as an ornamental tree for hedges and screens, and is one of the most commercially important trees in Europe. In recent years, severe diebacks and mortality due to cypress canker have been observed on Leyland cypress plantations in Southern Europe. This study was conducted to evaluate (i) the spread and impact of cypress canker caused by Seiridium cardinale in plantations of a sample area of 1,250 km2 in central Italy, (ii) the response of the most commonly grown Leyland cypress varieties to artificial inoculation with to S. cardinal, and (iii) the pathogenicity of S. cardinale isolates obtained from Leyland cypress. Of the 1,411 surveyed trees, 11.4% had been killed by cypress canker and 43.9% of the living trees were affected by the disease. The number of diseased or dead trees and the percentage of cankered trunks was significantly correlated with the mean trunk diameter of the plantations. Six months after inoculation, the size of developed cankers was significantly different among the inoculated Leyland cypress cultivars but all of them showed markedly larger cankers than the C. sempervirens canker-resistant control clone. All of the tested S. cardinale isolates obtained from Leyland cypress also caused cankers on Cupressus sempervirens when inoculated as conidial suspensions or mycelia. Leyland cypress is highly prone to contract cypress canker in the Mediterranean due to its high susceptibility to S. cardinale infections, low genetic variability among the grown cultivars, and cracks which form on fast-growing trunks, favoring entry of the fungus into the inner bark and the occurrence of infections

    NaNet: a Low-Latency, Real-Time, Multi-Standard Network Interface Card with GPUDirect Features

    Full text link
    While the GPGPU paradigm is widely recognized as an effective approach to high performance computing, its adoption in low-latency, real-time systems is still in its early stages. Although GPUs typically show deterministic behaviour in terms of latency in executing computational kernels as soon as data is available in their internal memories, assessment of real-time features of a standard GPGPU system needs careful characterization of all subsystems along data stream path. The networking subsystem results in being the most critical one in terms of absolute value and fluctuations of its response latency. Our envisioned solution to this issue is NaNet, a FPGA-based PCIe Network Interface Card (NIC) design featuring a configurable and extensible set of network channels with direct access through GPUDirect to NVIDIA Fermi/Kepler GPU memories. NaNet design currently supports both standard - GbE (1000BASE-T) and 10GbE (10Base-R) - and custom - 34~Gbps APElink and 2.5~Gbps deterministic latency KM3link - channels, but its modularity allows for a straightforward inclusion of other link technologies. To avoid host OS intervention on data stream and remove a possible source of jitter, the design includes a network/transport layer offload module with cycle-accurate, upper-bound latency, supporting UDP, KM3link Time Division Multiplexing and APElink protocols. After NaNet architecture description and its latency/bandwidth characterization for all supported links, two real world use cases will be presented: the GPU-based low level trigger for the RICH detector in the NA62 experiment at CERN and the on-/off-shore data link for KM3 underwater neutrino telescope

    GPU-based Real-time Triggering in the NA62 Experiment

    Full text link
    Over the last few years the GPGPU (General-Purpose computing on Graphics Processing Units) paradigm represented a remarkable development in the world of computing. Computing for High-Energy Physics is no exception: several works have demonstrated the effectiveness of the integration of GPU-based systems in high level trigger of different experiments. On the other hand the use of GPUs in the low level trigger systems, characterized by stringent real-time constraints, such as tight time budget and high throughput, poses several challenges. In this paper we focus on the low level trigger in the CERN NA62 experiment, investigating the use of real-time computing on GPUs in this synchronous system. Our approach aimed at harvesting the GPU computing power to build in real-time refined physics-related trigger primitives for the RICH detector, as the the knowledge of Cerenkov rings parameters allows to build stringent conditions for data selection at trigger level. Latencies of all components of the trigger chain have been analyzed, pointing out that networking is the most critical one. To keep the latency of data transfer task under control, we devised NaNet, an FPGA-based PCIe Network Interface Card (NIC) with GPUDirect capabilities. For the processing task, we developed specific multiple ring trigger algorithms to leverage the parallel architecture of GPUs and increase the processing throughput to keep up with the high event rate. Results obtained during the first months of 2016 NA62 run are presented and discussed

    Progress and status of APEmille

    Get PDF
    We report on the progress and status of the APEmille project: a SIMD parallel computer with a peak performance in the TeraFlops range which is now in an advanced development phase. We discuss the hardware and software architecture, and present some performance estimates for Lattice Gauge Theory (LGT) applications.Comment: Talk presented at LATTICE97, 3 pages, Late

    APEnet+: high bandwidth 3D torus direct network for petaflops scale commodity clusters

    Full text link
    We describe herein the APElink+ board, a PCIe interconnect adapter featuring the latest advances in wire speed and interface technology plus hardware support for a RDMA programming model and experimental acceleration of GPU networking; this design allows us to build a low latency, high bandwidth PC cluster, the APEnet+ network, the new generation of our cost-effective, tens-of-thousands-scalable cluster network architecture. Some test results and characterization of data transmission of a complete testbench, based on a commercial development card mounting an Altera FPGA, are provided.Comment: 6 pages, 7 figures, proceeding of CHEP 2010, Taiwan, October 18-2

    apeNEXT: A multi-TFlops Computer for Simulations in Lattice Gauge Theory

    Full text link
    We present the APE (Array Processor Experiment) project for the development of dedicated parallel computers for numerical simulations in lattice gauge theories. While APEmille is a production machine in today's physics simulations at various sites in Europe, a new machine, apeNEXT, is currently being developed to provide multi-Tflops computing performance. Like previous APE machines, the new supercomputer is largely custom designed and specifically optimized for simulations of Lattice QCD.Comment: Poster at the XXIII Physics in Collisions Conference (PIC03), Zeuthen, Germany, June 2003, 3 pages, Latex. PSN FRAP15. Replaced for adding forgotten autho
    • …
    corecore